Blog

SystemVerilog 'randc' Considered Harmful

SystemVerilog provides two constructs to declare random variables rand and randc. Variables declared with the rand keyword are normally randomized, and their values are uniformly distributed. A randc variable, on the other hand, gets randomized in a cyclic fashion. When a randc variable is randomized multiple times, the randomization engine would exhaust all the values in it’s range without making any repetition. When all the possible values get exhausted, the randomization engine resets the cycle and starts all over again. Read more...